



Article Design and Implementation a Single-Switch Step-Up DC-DC Converter Based on Cascaded Boost and Luo Converters

Hossein Gholizadeh ¹, Reza Sharifi Shahrivar ², Mir Reza Hashemi ¹, Ebrahim Afjei ¹, and Saman A. Gorji ^{3,4,*}

- 1 $\;$ Faculty of Electrical Engineering, Shahid Beheshti University, Tehran 25529, Iran;
- Ho.gholizadeh@mail.sbu.ac.ir (H.G.); M.hashemikalibar@mail.sbu.ac.ir (M.R.H.); afjei@sbu.ac.ir (E.A.)
- ² Faculty of Electrical Engineering, Islamic Azad University, Tehran 25529, Iran; rsharifi135pdh@gmail.com
- ³ Science and Engineering Faculty, Queensland University of Technology, Brisbane 4001, Australia
- ⁴ Centre for Clean Energy Technologies and Practices, Queensland University of Technology, Brisbane 4001, Australia
- * Correspondence: saman.asgharigorji@qut.edu.au

Abstract: We designed and implemented a single-switch step-up DC-DC converter based on cascaded boost and Luo converters. The proposed converter demonstrated a quadratic voltage gain and a high efficiency, which makes it suitable for renewable energy applications, where a high voltage gain ratio is desired without imposing a high number of bulky items or employing a high duty cycle of the active switches. This converter benefits from the continuity of the input current waveform, which equips the maximum utilisation of renewable energy sources. While a transformer-less high voltage-gain was achieved, the voltage and current stresses of the power switch and diodes were kept low in comparison with the existing quadratic DC-DC converters. We analysed the converter in both continuous and discontinuous conduction modes. A non-ideal model of components was considered for power loss and efficiency calculations and comparisons. Finally, the simulation results were extracted with PLECS and validated with experiments on a 120 W prototype.

Keywords: boost converter; cascaded converters; high voltage-gain converters; Luo converter

1. Introduction

The DC-DC topologies can be mainly divided into isolated and non-isolated designs. The turn ratio of the coils in the isolated topologies acts an essential role in the increase of the voltage gain, independent of the high value of the duty cycle. The isolation that takes place by the existence of the high-frequency transformer protects the sensitive loads against the faults of the input source. Despite the aforementioned advantages, the increased volume, weight, price, and loss are the drawbacks of adding a magnetic core. Moreover, the discontinuity of the input current and the leakage inductors indicates the employment of snubber circuits, which increase the number of circuit components and complexity of the converter.

Therefore, it is a reasonable choice to utilise a non-isolated topology when there is no great rationale to apply an isolated circuit. Among the canonical non-isolated converters, including buck, buck-boost, and boost converters, the buck-boost and boost converters can step up the voltage level of the input source. The discontinuous input and output currents as well as the negative polarity of the output voltage are the main disadvantages of buck-boost converters. The storage of the energy in the inductor during the first mode and the subsequent release of that energy to the load makes the 50 percent duty cycle the best choice. Consequently, such a situation causes a pass-through rather than a step-up in the buck-boost converter [1–3].

The conventional boost converter can step up the input voltage gain. Theoretically, by increasing the duty cycle and its approach to unity, higher orders of voltage gain



Citation: Gholizadeh, H.; Sharifi Shahrivar, R.; Hashemi, M.R.; Afjei, E.; A. Gorji, S. Design and Implementation a Single-Switch Step-Up DC-DC Converter Based on Cascaded Boost and Luo Converters. *Energies* **2021**, *14*, 3584. https:// doi.org/10.3390/en14123584

Academic Editor: Antonio T. Alexandridis

Received: 12 May 2021 Accepted: 12 June 2021 Published: 16 June 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). can be achieved. However, the practical results are not compatible with the theoretical relations [1–3]. The approach of the duty cycle to unity makes the conduction time of the diode approach zero, which complicates the the reverse recovery time of the diodes. The higher value of the duty-cycle yields a higher voltage/current stress of switches and diodes, which leads to higher losses [4–8].

The mentioned concepts make the fields ready for the emergence of the new topologies of the DC-DC converters. One of the offered structures is the cascade of the boost converter, which is illustrated in Figure 1a. As can be understood, a switch and three diodes were employed in its topology, which was obtained by the connection of two boost topologies. When the duty cycle becomes 50 percent, the voltage gain becomes four. In other words, the behaviour is same as the suggested topology in [9].

To achieve higher values of the voltage gain, the duty-cycle has to approach unity, which can significantly decrease the efficiency due to the increase in the number of the components. The other high step-up topology is a Luo converter, which is illustrated in Figure 1b. In comparison with the boost topology, the current ripple of the input current is higher, which increases the value of the input DC-link capacitor. In other words, during the first operation mode of the stated converter, the first diode becomes ON as the switch becomes activated. The mentioned diode is activated due to the current made via the parallel connection of the first capacitor and the input source.

Such a current does not appear in the second mode. Therefore, the input current ripple increases. Moreover, such a current ripple can decrease the life-time of the capacitor, which affects the lifetime of the whole topology. By considering the value of the duty-cycle as 50 percent, the output voltage will be three-times more than the input voltage. The approach of the duty-cycle to unity causes the same drawbacks that were discussed for the cascaded boost converter.




Figure 1. (a) A boosting circuit, and (b) a Luo converter.

In [10–16], quadratic buck-boost converters have been presented. Such topologies were for the solar power optimizer of photo-voltaic panels or cancellation of the current ripple in [15,16]. To achieve a higher value of the voltage gain, the duty cycle has to become more than 50 percent. The input currents of the mentioned converters of [11,14] were not continuous, the number of inductors in [10,12,13] were high, and the voltage/current stress of the semiconductor devices were high. The proposed converters of [17–20], were the other type of quadratic converters that have been suggested for fuel cell applications. To achieve a great value of the voltage gain, a higher value of the duty cycle is required.

Three inductors of [17,18] could increase the volume and overall losses of a converter. Moreover, the negative polarity of the output voltage in [19,20] caused the load not to be same grounded. In [21,22], other kinds of quadratic converters were proposed. The load was not same grounded with the input source in both the mentioned converters. When the duty cycle becomes 50 percent, the voltage gain becomes 3. In [9], a quadratic boost converter was proposed with a voltage gain that was the square of the boost converter. The voltage stress of one of the semiconductors was higher than the voltage gain.

In this paper, a topology is presented based on cascaded boost and Luo converters. Implementation of the boost topology in the first stage of the designed converter made the input current continuous and made the whole converter appropriate for renewable applications, unlike the suggested converters of [11,14]. Moreover, the high current ripple

of the input current in Luo converters and the proposed converters of [10,18,20,21] are solved. In the suggested topologies of [10,18,20,21], the number of the inductor current, which passes through the input source, is different. Therefore, similar to the Luo converter, the input current ripple of the stated converters was increased.

The voltage lift technique, which has been used in Luo converters, has a higher voltage gain in comparison with the boost converter. Therefore, the use of a Luo converter in the second stage of the cascaded boost converter, instead of a second boost converter, increased the voltage gain, and a higher voltage gain ratio became possible with a lower value of the duty cycle. Additionally, its voltage gain became higher than the converters of [9–22]. In comparison with the converters of [10,12,13]. Refs. [17,18,22], which had three inductors, the designed converter has two inductors, which decreases the dimensions of the converter.

The normalized value of the voltage/current stresses of semiconductor devices in the converter has become low, accessible, and lower than the unity. Consequently, the efficiency of the designed topology has achieved high values, and the operating point has become more than 90 percent. Such design of the converter can also be used for applications that need to step up the battery voltage (for example, 24 to 100 or 200 V, such as electric bikes). In addition, the continuous input current makes this design appropriate for renewable applications to provide a high and stable output voltage.

2. The Proposed Topology

2.1. The Topology of the Proposed Converter

The circuit schematic of the proposed topology is demonstrated in Figure 2a . According to Figure 2b, the designed converter is a cascade of boost and Luo converters. Usage of the boost topology in the first part of the proposed topology causes a continuous input current, which is the main reason for the suitability of the designed converter utilization in renewable energy applications. In addition, the magnitude of the input filter capacitor and its current stress is decreased. The presented topology has two operation modes in the continuous conduction mode (CCM). To analyse the proposed converter, the ideal mode of the used elements, the performance of the converter in CCM (describing the converter in a steady state), and the constant value of the capacitor voltage due to their large and sufficient value were assumed.




Figure 2. (a) The proposed topology, (b) how it was made, (c) the equivalent circuit of the first mode, and (d) the equivalent circuit of the second mode.

2.2. Operation Modes

At the first operation mode, the first and third diodes are activated due to their forward bias as the switch starts to conduct. Meanwhile, the inductors are magnetized, and their voltages are positive. The first and output capacitors of the converter have been discharged due to their negative current, and the second capacitor has become charged due to its positive current. The circuit schematic of the proposed converter is shown in Figure 2c. At the second operation mode, the switch is ON. Meanwhile, the first and third diodes are in the reverse bias.

On the other hand, the second and fourth diodes start to pass the current. The circuit schematic of the converter is illustrated in Figure 2d. The applied voltage to the inductors in this mode is negative. Thus, the inductors have been demagnetized. The currents of the

first and output capacitors have become positive and start to be charged. The describing equations of the inductor voltage and the capacitor current are written:

$$\begin{cases} L_1 \frac{di_{L_1}}{dt} = v_{in}D + (v_{in} - v_{c1})(1 - D), L_2 \frac{di_{L_2}}{dt} = v_{c1}D + (2v_{c1} - v_o)(1 - D) \\ C_1 \frac{dv_{C_1}}{dt} = -(i_{L1} + i_{c2})D + (i_{L1} - i_{L2})(1 - D), C_2 \frac{dv_{C_2}}{dt} = i_{c2}D - i_{L2}(1 - D) \\ C_0 \frac{dv_{C_0}}{dt} = -i_oD + (i_{L2} - i_o)(1 - D) \end{cases}$$
(1)

2.3. Voltage and Current Second Balance

Using the voltage second balance for the inductor voltage and the current second balance for the capacitor current leads to a zero average voltage for the inductors and zero average current for the capacitors. The average voltage of the capacitors and the average current of the inductors is expressed as follows:

$$\begin{cases} V_{c_1} = \frac{v_{in}}{1-D}, V_{c_2} = \frac{v_{in}}{1-D}, V_{c_0} = \frac{(2-D)v_{in}}{(1-D)^2} \\ I_{L_1} = \frac{(2-D)}{(1-D)^2} I_o, I_{L_2} = \frac{1}{1-D} I_o \end{cases}$$
(2)

2.4. Voltage/Current Stress of the Semiconductor Devices

The current stress of the switch and diodes is due to the current of the inductors in the active mode of the semiconductors. The voltage stress of the semiconductors is due to the capacitor voltage in the inactive mode of the semiconductors. The voltage/current stress of the semiconductors is expressed as a relation of the duty cycle, input voltage, and output current:

$$\begin{cases} I_{S_1} = \frac{(1+D-D^2)I_o}{(1-D)^2}, I_{D_1} = \frac{D(2-D)I_o}{(1-D)^2}, I_{D_2} = \frac{(2-D)I_o}{1-D}, I_{D_3} = I_{D_4} = I_o \\ V_{S_1} = V_{D_3} = V_{D_4} = \frac{V_{in}}{(1-D)^2}, V_{D_1} = \frac{DV_{in}}{(1-D)^2}, V_{D_2} = \frac{V_{in}}{1-D}, \end{cases}$$
(3)

2.5. The Current Ripple of the Inductors and the Voltage Ripple of the Capacitors

The inductors current ripple can be obtained by the difference between the maximum inductor current and the minimum inductor current. Thus, the inductor voltage is involved in an operation mode at the simplified phrase. Furthermore, the capacitor voltage ripple can be calculated by the difference between the maximum capacitor voltage and the minimum capacitor voltage. Thus, the capacitor current is involved in an operation mode in the simplified phrase. The inductor current ripple and the capacitor voltage ripple are written below:

$$\Delta i_{L_1} = \frac{DV_{in}}{L_1 f_s}, \Delta i_{L_2} = \frac{DV_{in}}{(1-D)L_2 f_s}, \Delta v_{c_1} = \frac{DV_O}{(1-D)RC_1 f_s}, \Delta v_{c_2} = \frac{V_O}{RC_2 f_s}, \Delta v_{c_o} = \frac{DV_O}{C_O f_s}$$
(4)

3. Discontinuous Current Mode

The discontinuous conduction mode (DCM) causes zero current for the inductors in an interval. The ratio of the switch activation time to all operation cycles is named D. On the other hand, the ratio of the switch inactivation time to the all operation cycles is named D1 and the ratio of all semiconductor inactivation time to the all operation cycles is named D2. The terms of these three with each other is written below:

$$D + D_1 + D_2 = 1 (5)$$

The converter gain at DCM is shown below.

$$\frac{V_o}{V_{in}} = \frac{(D+2D_1)(D+D_1)}{D^2_1}$$
(6)

The converter operation at the CCM and DCM is related to the inductor value. Thus, the minimum value of inductors to operate in CCM is calculated as followed:

$$L_1 \ge \frac{D(1-D)^4 R}{2(2-D)^2 f_s}, L_2 \ge \frac{D(1-D)^2 R}{2(2-D) f_s}$$
(7)

4. Non-Ideal Mode

4.1. Non-Ideal Voltage Gain

The ideal voltage gain of the proposed converter was compared with the voltage gain of the conventional converters and the mentioned converters of [9–22] in Figure 3. What was discussed in the second section is related to the ideal mode of the proposed converter. To achieve the non-ideal mode of the circuit, the resistance of inductors and switches and the diode voltage drop should be applied. r_L , r_S , and r_D represent the resistance of inductors, resistance of switches, and diode voltage drop, respectively. The non-ideal gain can be formulated due to the participation of the parasitical elements:

$$\begin{cases} \frac{V_o}{V_{in}} = \frac{2-D}{(1-D)^2} (1-M_1(D) - M_2(D) - M_3(D)) \\ M_1(D) = \frac{r_L}{R} \frac{2D^2 - 6D + 5}{(1-D)^4} \\ M_2(D) = \frac{r_s}{R} \frac{2D^3 - 5D^2 + D + 3}{(1-D)^4} \\ M_3(D) = \frac{r_D}{R} \frac{-D^3 + 4D^2 - 7D + 5}{(1-D)^4} \end{cases}$$
(8)





Figure 3. The comparison of the ideal voltage gain of the proposed converter with the conventional converters and various types of the quadratic converters.

The comparison of the ideal and non-ideal gain is illustrated in Figure 4. The ideal and non-ideal behaviour of the proposed converter are approximately the same at the 50 percent duty cycle. However, from the 50 percent duty cycle and above, the ideal and non-ideal gain of the proposed converter perform differently, and their difference increases by the growth of the duty cycle. As inferred from the mentioned figure, the maximum gain was achieved at the duty cycle of 70 percent and is approximately equal to 10.

The extracted plots in Figure 4 are for 120 W of output power. According to the mentioned figure, the voltage gain of the converter varies from 2 to 6 while the duty-cycle



varies from 0 to 50 percent, and the voltage gain of the designed topology is higher than the conventional boost, buck-boost, Cuk, and SEPIC converter types.

Figure 4. The comparison of the ideal and non-ideal voltage gain of the proposed converter.

4.2. Non-Ideal Voltage Gain Comparison of the Proposed Topology with Quadratic Boost and Luo Converter

As mentioned earlier in the second section, the proposed converter was designed based on the boost and Luo converter topologies. Therefore, the non-ideal voltage gain of the proposed topology, quadratic boost, and Luo converters are compared in Figure 5. As inferred from the figure, the non-ideal voltage gain of the proposed converter was higher than the quadratic boost and Luo converters as the duty cycle changed from 0 to 70 percent. At the 50 percent duty cycle, the non-ideal gain of the proposed converter was 1.5-times more than the voltage gain of the quadratic boost converter and 2-times more than the Luo converter. The maximum gain of the two mentioned converters happened at the high value of the duty cycle, which is close to 100 percent as the efficiency of the converters is very low.





Figure 5. The comparison of the non-ideal voltage gain of the proposed converter with the quadratic boost and Luo converters.

4.3. Non-Ideal Voltage Gain Comparison of the Proposed Topology with the Recently Proposed Converters

In Figure 6, the non-ideal voltage gain of the suggested converters of [9-22] and the proposed converter are compared with each other. While the duty cycle varied from 0 to 68 percent, the voltage gain of the proposed converter had a greater value in comparison with the mentioned converters of [9-22]. While the duty cycle varied from 0 to 60 percent, the voltage gain of the proposed converter was 1.5-times more than the mentioned converter of [9]. For the converters of [10-22], the mentioned ratio was 6-, 3-, and 2-times more. The maximum value of the voltage gain of the mentioned converters of [9-22] occurred in a



close value of the duty cycle to unity. Therefore, in the mentioned region, the efficiency of the mentioned converters reaches a poor value of efficiency.

Figure 6. The comparison of the non-ideal voltage gain of the proposed converter with the mentioned converters of [9–22].

5. The Comparison of the Voltage/Current Stresses of the Proposed Converter with the Recently Mentioned Converters

By considering the voltage of the output capacitors and current of the input current as the base values of the voltage and current, the per-unit value of the voltage/current stress of the switch and diode are written as below:

$$\begin{cases} V_{S1} = V_{D3} = V_{D4} = \frac{1}{2 - D} = 0.66, V_{D1} = \frac{D}{2 - D} = 0.34 \\ V_{D1} = \frac{1 - D}{2 - D} = 0.34, I_{S1} = \frac{1 + D - D^2}{2 - D} = 0.83, I_{D1} = D = 0.5 \\ I_{D2} = 1 - D = 0.5, I_{D3} = I_{D4} = \frac{(1 - D)^2}{2 - D} \end{cases}$$
(9)

The expressed relations resulted in the written values when the duty cycle became 50 percent. The mentioned duty cycle was calculated for the mentioned converters of [9–22] in Table 1. The per-unit form of the voltage/current stresses were written for the mentioned converters of [9–22], and their values were calculated for the corresponding value of the duty cycle. As written in Table 1, the voltage stresses of the first switch of [9–11,13–16,18–20] had lower values in comparison with the proposed one. Moreover, the voltage stress of the first switch of the proposed converter was lower than the voltage stresses of the second switch of [9–22], excepting [17].

The average of the voltage stress of both switches in [9–22], was higher than the voltage stress of the switch in the designed converter. The average of the voltage stress of the diodes in the proposed converter was lower than the same parameter in the mentioned converters of [9–22]. Moreover, the voltage stresses of the third and fourth diodes of the proposed converter were lower than the voltage stresses of the second diode in the topologies of [9–22]. However, the voltage stresses of the third and fourth diodes of the proposed converter were lower than the voltage stresses of the third and fourth diodes of the proposed converter were lower than the voltage stresses of the third and fourth diodes of the proposed converter were lower than the voltage stresses of the first diode in [21,22].

The current stress of the first switch in the proposed converter was lower than in [10-17,19,21]. The current stress of the switch in the proposed converter was higher than the current stresses of the second switch of [9-22]. The current stress of the fourth diode in the proposed converter had a lower value in comparison with the current stresses of the last diode of [10-16,21]. The average of the current stress of the diodes in [9-22] was lower than the average of the current stress of the diodes in the proposed converter. The complete format of the mentioned table has been expressed in Table A1.

	V_{S1}	V _{S2}	V _{D1}	V _{D2}	I_{S1}	I _{S2}	I _{D1}	I _{D2}	
	$\overline{V_O}$	$\overline{V_O}$	$\overline{V_O}$	$\overline{V_O}$	$\overline{I_{in}}$	$\overline{I_{in}}$	$\overline{I_{in}}$	Iin	D
[10]	0.57	1	0.57	1.4	1	0.41	0.41	0.17	0.71
[11]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[12]	1.96	1.4	0.57	1.4	1	0.6	0.6	0.17	0.71
[13]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[14]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[15]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[16]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[17]	0.73	0.51	0.49	1	1.33	0.33	0.49	0.16	0.67
[18]	0.49	1.5	0.49	1.5	0.67	0.33	0.33	0.16	0.67
[19]	0.49	1	0.49	1	1	0.33	0.49	0.16	0.67
[20]	0.49	1.5	0.49	1.5	0.67	0.33	0.33	0.16	0.67
[21]	0.72	1.84	0.72	1.84	1.84	0.28	0.72	0.28	0.61
[22]	0.72	1.84	0.72	1.64	0.72	0.28	0.28	0.28	0.61
[9]	0.4	1	0.4	1.4	0.6	0.24	0.24	0.16	0.6

Table 1. Comparison of the voltage/current stresses.

6. Efficiency

6.1. Inductors Power Loss

The inductor loss of the proposed converter is formulated as:

$$P_L = \sum_{n=1}^{2} r_{L_n} I^2_{rms_n} = \left(r_{L_1} \frac{(2-D)^2}{(1-D)^4} + r_{L_2} \frac{1}{(1-D)^2} \right) \frac{P_o}{R}$$
(10)

where r_{L_i} and I_{rmsi} are the resistance of the inductor and an RMS value of the inductor currents, respectively. P_o is the output power, and R is the value of the load. The power loss of the eddy current and magnetic losses have been neglected, which may explain a part of the difference between the simulation and experiment.

6.2. Diode Power Loss

The diode loss of the proposed topology is:

$$P_D = \sum_{n=1}^{4} V_{DFn} I_{Dn} = \left(V_{DF1} \frac{D(2-D)}{(1-D)^2} + V_{DF2} \frac{2-D}{1-D} + V_{DF3} + V_{DF4} \right) I_o$$
(11)

 V_{DFi} is the threshold voltage of D_i , and I_{D3} describes the average value of the D_i current.

6.3. Switch Power Loss

The conduction loss of the switch is:

$$P_{SC} = \sum_{n=1}^{1} r_{DS_n} I^2{}_{Sn,rms} = \left(\frac{r_{DS1}(1+D-D^2)}{D(1-D)^4}\right) \frac{P_o}{R}$$
(12)

where r_{DSi} is the ESR of each switch.

The switching loss of the proposed converter is:

$$P_{SS} = \sum_{n=1}^{1} \frac{1}{2} I_{S_n} V_{S_n} t_{offn} f_s = \frac{(1+D-D^2) P_o f_s t_{off1}}{2(1-D)^2(2-D)}$$
(13)

where I_{S_i} and V_{S_i} and T_{offi} are the average values of the switch current and voltage and the turn OFF delay time of the switch, respectively.

Therefore, the efficiency of the proposed converter is:

$$\begin{cases} \frac{P_o}{P_o + P_{inductorsloss} + P_{diodesloss} + P_{switchesloss}} \\ P_{switchesloss} = P_{conduction} + P_{switching} \end{cases}$$
(14)

The loss of the capacitor was neglected due to the use of non-polar capacitors with low equivalent series resistance (ESR). The electrolyte capacitors were paralleled with film capacitors to reduce the ESR. Furthermore, the frequency loss of diodes was not considered. As a future work, soft switching can be applied to the mentioned topology to achieve a higher efficiency. According to the extracted terms for the inductor loss, switches, and the diode, the efficiency diagram of the proposed converter to the duty cycle at the 120 W power is demonstrated in Figure 7.

As inferred from the figure, the efficiency was higher than 90 percent due to the duty cycle changes from 5 percent to 50. However, the efficiency was deceased at the duty cycles of more than 50 percent. It can be understood at the range of 50 to 70 percent of the duty cycle, the efficiency was decreased from 90 percent to 75 percent. The maximum point of efficiency occurred at the 70 percent duty cycle.




Figure 7. The comparison of the efficiency of the proposed converter with the boosting circuit and Luo converter.

6.4. The Efficiency Comparison of the Proposed Converter with Quadratic Boost and Luo Converters

The efficiency diagram of the proposed converter and also Luo and the boosting circuit converter is illustrated in Figure 7. As inferred from the mentioned figure, during the variation of the duty cycle from 0 to 40 percent, the efficiency of the mentioned converters were approximately same with each other. At the 50 percent duty cycle, the efficiency of the proposed topology was 92.7 percent. For the higher values of the duty cycle, the decreasing rates of the designed topology and quadratic boost converters were sharper than the Luo converter due to higher degree of their voltage gain.

The gain of the proposed converter was more than the Luo and quadratic boost converters, and it caused a higher value of the inductor current in the proposed converter in comparison with the Luo and quadratic boost converters at the specified duty cycle. Therefore, it has caused the higher rate of efficiency decrease. The efficiency of the designed converter was equal to 92.7 percent at the 50 percent duty cycle, although the efficiency of the quadratic boost and Luo converters were 94 percent and 95 percent, respectively. The extracted figures are related to 120 W power.

6.5. The Efficiency of the Proposed Converter for Various Values of Output Power

From Figure 8a, while the duty cycle varied from 0 to 50 percent and the output power varied from 30 W to 210 W, the efficiency of the designed converter was greater than

91 percent. For the lower value of the duty cycle, which caused a higher voltage gain in the proposed converter in comparison with the mentioned converters [9–22], the efficiency achieved an acceptable value of more than 90 percent for the output power values of 30 to 210 W.

The efficiency of the designed converter became 93 percent as the output power reached 120 W. From Figure 8b, the efficiency of the proposed converter was higher than 80 percent, while the duty cycle varied from 50 percent to 65 percent. As was expressed in the previous subsection, the maximum voltage gain of the proposed converter while the output power became 120 W, occurred with the duty cycle of 90 percent. For the mentioned value of the duty cycle, the efficiency was more than 80 percent for the output values of 30 to 120 W. for the remaining values of the duty cycle, the efficiency decreased to lower than 70 percent for all values of the output power.




Figure 8. The efficiency of the proposed converter for the various values of the output power, (**a**) while the duty cycle varied from 0 to 50 percent, and (**b**) while the duty cycle varied from 50 to 100 percent.

6.6. The Comparison of the Various Power Loss of the Proposed Topology with Recently Suggested Topologies for a Value of the Duty Cycle Which Concludes the Voltage Gain of 6

The various kinds of power losses formulated for the proposed converter and the introduced converters of [9-22] are shown in Table 2. All the mentioned relations were calculated for a value of the duty cycle that caused a voltage gain of 6. The suitable value of the duty cycle for the mentioned and the proposed converter and the mentioned converters of [9-22] are written in the last column of Table 2. In the second column, the inductor loss of the proposed converter and the mentioned converters of [9-22] are expressed and were calculated for the mentioned value of the duty cycle in the last column.

The inductor loss of the proposed converter was lower than the mentioned converters of [10–16,18–20]. From the third column, the conduction loss of the switch in the proposed converter was lower than the mentioned converters of [10–15,17,19]. In the fourth column, the switching loss is expressed, and the switching loss of the mentioned converter of [12] was higher than the proposed converter.

The voltage gain of the proposed converter was higher than the mentioned converters of [9–22]. Therefore, the voltage and current stress of the switch became higher. Consequently, the switching loss of the proposed converter was a high value. Similar effects appear in the diode loss. Therefore, due to the number of the diodes and the mentioned concept, the diode loss of the proposed converter was greater than the others. The detailed table has been expressed in Table A2.

	Inductors Loss	Switches Conduction Loss	Switching Loss of Switches	Diodes Loss	Duty Cycle
proposed	$40P_o\frac{r_L}{R}$	$50P_o\frac{r_S}{R}$	$6.67 f_s P_o t_{off}$	$8V_{DF}I_o$	0.5
[10]	$77P_o \frac{r_L}{R}$	$50.12P_orac{r_S}{R}$	$5.66 f_s P_o t_{off}$	$3.93V_{DF}I_o$	0.7
[11]	$66.93 P_o \frac{r_L}{R}$	$50.12P_orac{r_S}{R}$	$3.33 f_s P_o t_{off}$	$3.33 V_{DF} I_o$	0.7
[12]	$78.43 P_o \frac{r_L}{R}$	$56.17P_orac{r_S}{R}$	$7.77 f_s P_o t_{off}$	$3.33V_{DF}I_o$	0.7
[13]	$66.93 P_o \frac{r_L}{R}$	$50.12P_orac{r_S}{R}$	$3.33 f_s P_o t_{off}$	$3.33 V_{DF} I_o$	0.7
[14]	$71.6P_o \frac{r_L}{R}$	$50.12P_orac{r_S}{R}$	$3.33 f_s P_o t_{off}$	$3.33 V_{DF} I_o$	0.7
[15]	$71.6P_o\frac{r_L}{R}$	$50.12P_orac{r_S}{R}$	$3.33 f_s P_o t_{off}$	$3.33 V_{DF} I_o$	0.7
[16]	$30.86P_o\frac{r_L}{R}$	$21.6P_o \frac{r_s}{R}$	$5.23 f_s P_o t_{off}$	$3.33V_{DF}I_o$	0.7
[17]	$18.7P_o\frac{r_L}{R}$	$106.1P_o \frac{r_S}{R}$	$5.1 f_s P_o t_{off}$	$5.1 V_{DF} I_o$	0.67
[18]	$42.97 P_o \frac{r_L}{R}$	$31.51 P_o \frac{r_S}{R}$	$5.1 f_s P_o t_{off}$	$3V_{DF}I_o$	0.67
[19]	$93.5P_o\frac{r_L}{R}$	$62.64 P_o \frac{r_S}{R}$	$5.1 f_s P_o t_{off}$	$4V_{DF}I_o$	0.67
[20]	$131.35P_o\frac{r_L}{R}$	$31.51 P_o \frac{r_S}{R}$	$5.1 f_s P_o t_{off}$	$3V_{DF}I_o$	0.67
[21]	$14.91 P_o \frac{r_L}{R}$	$19.75 P_o \frac{r_S}{R}$	$1.62 f_s P_o t_{off}$	$3.65 V_{DF} I_o$	0.57
[22]	$20P_o\frac{r_L}{R}$	$19.75 P_o \frac{r_S}{R}$	$1.62 f_s P_o t_{off}$	$2.32V_{DF}I_o$	0.57
[9]	$31.84P_o \frac{r_L}{R}$	$2.9P_o\frac{r_S}{R}$	$3.1 f_s P_o t_{off}$	$2.37 V_{DF} I_o$	0.56

 Table 2. Comparison of power loss.

7. Small Signal Analysis

To control the mentioned converter and explained its stability requirements, small signal analysis performed. To extract the space state equations of the mentioned converter, the voltage of the inductors and current of the capacitors is expressed as:

$$\begin{cases} L_{1} \frac{\langle di_{L_{1}} \rangle}{dt} = \langle v_{in} \rangle - \langle v_{C_{1}} \rangle (1-d) \\ L_{2} \frac{\langle di_{L_{2}} \rangle}{dt} = \langle v_{C_{1}} \rangle (2-d) - \langle v_{C_{o}} \rangle (1-d) \\ (C_{1} + C_{2}) \frac{\langle dv_{C_{1}} \rangle}{dt} = \langle i_{L_{1}} \rangle (1-d) - \langle i_{L_{2}} \rangle (2-d) \\ C_{o} \frac{\langle dv_{C_{o}} \rangle}{dt} = \langle i_{L_{2}} \rangle (1-d) - \frac{v_{o}}{R} \end{cases}$$

$$(15)$$

All the state parameters can be assumed as the summation of an AC and DC part, where the AC part is negligible in comparison with the DC part:

$$\langle i_{L_1} \rangle = I_{L_1} + \hat{i}_{L_1}, \langle i_{L_2} \rangle = I_{L_2} + \hat{i}_{L_2}, \langle v_{C_1} \rangle = V_{C_1} + \hat{v}_{C_1}, \langle v_{C_o} \rangle = V_{C_o} + \hat{v}_{C_o}, d = D + d$$
(16)

$$\hat{i}_{L_1} << I_{L_1}, \hat{i}_{L_2} << I_{L_2}, \hat{v}_{C_1} << V_{C_1}, \hat{v}_{C_0} << V_{C_0}, \hat{d} << D$$
(17)

The describing space state equations of the converter and its matrices can be written as:

$$\mathbf{K}\dot{x} = \mathbf{A}\mathbf{x} + \mathbf{B}\mathbf{u}, \mathbf{y} = \mathbf{C}\mathbf{x} + \mathbf{E}\mathbf{u}, \mathbf{y} = V_{o}$$
(18)

$$C^{T} = \begin{bmatrix} 0\\0\\0\\1 \end{bmatrix}; K = \begin{bmatrix} L_{1} & 0 & 0 & 0\\0 & L_{2} & 0 & 0\\0 & 0 & C_{1} + C_{2} & 0\\0 & 0 & 0 & C_{o} \end{bmatrix}; x = \begin{bmatrix} \hat{i}_{L_{1}}\\\hat{i}_{L_{2}}\\\hat{i}_{C_{1}}\\\hat{i}_{C_{o}} \end{bmatrix}$$

$$\vdots I_{L_{1}} = \begin{bmatrix} 0 & 0 & \frac{D-1}{L_{1}} & 0\\0 & 0 & \frac{2-D}{L_{2}} & \frac{1-D}{L_{2}} & 0\\0 & 0 & \frac{D}{L_{3}} & \frac{D-1}{L_{3}} \\\frac{1-D}{(C_{1}+C_{2})} & \frac{D-2}{(C_{1}+C_{2})} & 0 & 0\\0 & \frac{1-D}{C_{o}} & 0 & \frac{-1}{RC_{o}} \end{bmatrix} x + \begin{bmatrix} \frac{V_{C1}}{L_{1}}\\\frac{(V_{o}-V_{C1})}{L_{2}}\\\frac{(I_{L2}-I_{L1})}{(C_{1}+C_{2})}\\\frac{-I_{L2}}{C_{o}} \end{bmatrix} d$$

based on the explained equations and matrices, the bode diagram of the proposed topology was extracted and is illustrated in Figure 9a. Both the gm and pm were negative, which refers to the non-minimum phase mode of the converter. A suitable compensator for the mentioned converter was designed:

$$C(s) = \frac{0.25}{s} \tag{19}$$

After applying this compensator to the system, the bode diagram of the converter was as shown in Figure 9b. As can be understood, both the pm and gm became positive.




Figure 9. The bode diagram (a) before compensating, and (b) after compensating.

8. Simulation and the Experimental Results

To verify the validity of the extracted theoretical relations, the simulation and the experimental results were extracted and compared with each other. The simulation software that was used to verify the correctness of the extracted relations was PLECS. The values of the inductors and capacitors were calculated by the written relations of the second section. The assumed values of the capacitors average voltage and the inductors average current were:

$$\begin{cases} I_{L_1} = 6A, I_{L_2} = 4A, \frac{\Delta i_L}{I_L} = 30 percent, f_s = 100 \text{ kHz}, P_o = 120 \text{ W} \\ V_{C_1} = 40V, V_{C_2} = 40V, V_{C_o} = 120V, \frac{\Delta v_C}{V_C} = 5 percent \end{cases}$$
(20)

Consequently, the inductor and the capacitor values are written as:

$$L_1 = 55 \ \mu\text{H}, L_2 = 333 \ \mu\text{H}, C_1 = 10 \ \mu\text{F}, C_2 = 5 \ \mu\text{F}, C_o = 1.66 \ \mu\text{F}$$
(21)

The simulation results of the converter are illustrated in Figure 10. Based on the extracted values, the average value of the capacitor voltage and the inductors current are calculated as:

$$I_{L_1} = 6A, I_{L_2} = 2A, V_{C_1} = 40V, V_{C_2} = 40V, V_{C_0} = 118V$$
 (22)




Figure 10. Simulation results: the (**a**) current of L_1 , (**b**) current of L_2 , (**c**) voltage of C_1 , (**d**) voltage of C_2 , (**e**) voltage of C_0 , (**f**) current of S_1 , (**g**) current of D_1 , (**h**) current of D_2 , (**i**) current of D_3 , and (**j**) current of D_4 .

A comparison between the extracted values and the assumed values defines the compatibility of the values. The experimental results are shown in Figures 11 and 12. Similar to the simulation results, the wave form of the voltage of the capacitors, the current of the inductors, and the current of semiconductors circuit components were extracted. The frequency was set to 100 kHz, and IRF2110 was used as the MOSFET drives of the circuits. The switch and diode type were IRF540 and 2015OCT, respectively. The extracted values of the capacitor voltage and the inductor current are written as:

$$I_{L_1} = 6 \text{ A}, I_{L_2} = 2 \text{ A}, V_{in} = 20 \text{ V}, V_{C_1} = 40 \text{ V}, V_{C_2} = 40 \text{ V}, V_{C_0} = 120 \text{ V}$$
 (23)

A comparison among the experimental simulation results and the assumed values, defines the compatibility of the values. The built-up converter is illustrated in Figure 13. In Figure 14, the non-ideal voltage gain of the proposed converter based on its extracted relations si compared with the practical voltage gain of the proposed converter when the duty cycle varies from 20 percent to 80 percent. The non-ideal voltage gain relation is expressed as the non-ideal behaviour of the proposed converter in a suitable way.

In Figure 15, the efficiency of the proposed converter was extracted for the different values of the output power. This was set for the 50 percent duty cycle and the output voltage of 120 V. From Figure 15, the output power varied from 30 to 210 W. The efficiency of the proposed converter was more than 90 percent. Therefore, the high value of the voltage gain was achieved by a high value of the efficiency, which makes it suitable for renewable applications.

From Figure 15, the efficiency of the designed converter based on the extracted relations was 92.6 percent with the output power of 120 W and output voltage of 120 V. The mentioned value based on the experimental results was extracted at 91 percent, and its pie chart is illustrated in Figure 16a. According to Figure 16b, the diode loss, the switch loss, and inductor loss were the highest losses of the mentioned converter.




Figure 11. The extracted voltage wave forms of the capacitors and the current wave forms of the inductors from the experimental results.




Figure 12. The extracted current waveform of the semiconductor devices.




Figure 13. The prototype.




Figure 14. The comparison of the non-ideal voltage gain based on the extracted relations and practical voltage gain based on the experimental results.




Figure 15. The efficiency of the proposed converter for the various value of the output power and 50 percent of the duty cycle.




Figure 16. The output power was set at 120 W: (**a**) pie chart of the efficiency and power losses, and (**b**) the percentage of the power losses.

9. Conclusions

We evolved a step-up DC-DC converter from cascaded boost and Lou converters. This converter benefits from various advantages, such as a high voltage gain ratio without any transformer deployment, good efficiency, continuity of the input current, and the utilization of only one power switch. Various comparisons were undertaken in terms of the voltage gain, efficiency, and component stress in order to demonstrate the supremacy of the proposed converter in comparison with the existing quadratic DC-DC converters and its suitability for renewable energy applications.

Small signal analysis of the proposed topology was performed, and its bode diagram was extracted for both before and after compensation. A suitable compensator was designed using the sisotool tool box of MATLAB. The compatibility of the simulation and experimental results with the theoretical calculations validated the study and confirmed that the proposed converter can be employed in suitable renewable applications.

Author Contributions: Conceptualization, H.G., E.A. and S.A.G.; methodology, M.R.H. and R.S.S.; software, H.G.; validation, R.S.S., M.R.H. and H.G.; formal analysis, H.G.; investigation, H.G.; resources, H.G.; writing—original draft preparation, H.G., R.S.S. and M.R.H.; writing—review and editing, H.G., E.A., S.A.G.; supervision, E.A., S.A.G.; project administration, H.G.; All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

Appendix A

 V_{S1} V_{S2} V_{D1} V_{D2} $\frac{I_{S2}}{I_{in}}$ I_{S1} I_{D1} I_{D2} D $\overline{V_0}$ Iin $\overline{V_{O}}$ V_{O} $\overline{V_0}$ Iin Iin 2 $\frac{1-D}{D^2} = 0.57$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D} = 0.41$ (1 - D)= 0.17 [10] 1 1 0.71 D $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D}$ = 0.17 [11] 1 0.71 $\frac{1-D}{D^2} = 0.57$ $\frac{2D-1}{D} = 0.6$ $\frac{2D-1}{D} = 0.6$ $\left(\frac{1-D}{D}\right)$ $\frac{1}{D^2} = 1.96$ $\frac{1}{D} = 1.4$ $\frac{1}{D} = 1.4$ [12] = 0.17 1 0.71 $\frac{1-D}{D} = 0.41$ $\left(\frac{1-D}{D}\right)$ $\frac{1-D}{D^2} = 0.57$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D} = 0.41$ $\frac{1}{D} = 1.4$ = 0.17 [13] 1 0.71 $\left(\frac{1-D}{D}\right)$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ = 0.17 [14] 1 0.71 $\left(\frac{1-D}{D}\right)$ $\frac{1-D}{D^2} = 0.57$ $\frac{1-D}{D^2} = 0.57$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D} = 0.41$ $\frac{1}{D} = 1.4$ $\frac{1}{D} = 1.4$ = 0.17 [15] 1 0.71 $\left(\frac{1-D}{D}\right)$ $\frac{1-D}{D} = 0.41$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D^2} = 0.57$ $\frac{1}{D} = 1.4$ $\frac{1-D}{D} = 0.41$ = 0.17 [16] 0.71 1 $\frac{(1-D)^2}{D} = 0.16$ $\frac{1-D}{D^2} = 0.73$ $\frac{2D-1}{D} = 0.51$ $\frac{1-D}{D} = 0.49$ $\frac{1-D}{D} = 0.49$ [17] 1 - D = 0.331 2-D = 1.330.67 $\frac{(1-D)^2}{D} = 0.16$ $\frac{1-D}{D} = 0.49$ $\frac{1-D}{D} = 0.49$ $\frac{1}{D} = 1.5$ 1 $\frac{1}{D} = 1.5$ [18] 1 - D = 0.331 - D = 0.33D = 0.670.67 $\frac{(1-D)^2}{D} = 0.16$ $\frac{1-D}{D} = 0.49$ $\frac{1-D}{D} = 0.49$ $\frac{1-D}{D} = 0.49$ [19] 1 1 1 1 - D = 0.330.67 $\frac{(1-D)^2}{D} = 0.16$ $\frac{1-D}{D} = 0.49$ $\frac{1-D}{D} = 0.49$ $\frac{1}{D} = 1.5$ $\frac{1}{D} = 1.5$ [20] D = 0.67 1 - D = 0.331 - D = 0.330.67 $\frac{1-D}{D(2-D)} = 0.72$ $\frac{(1-D)^2}{D(2-D)} = 0.28$ $\frac{1-D}{D(2-D)} = 0.72$ 1 $\frac{1-D}{2-D} = 0.28$ 1 1 - D1 $\frac{1}{D(2-D)} = 1.84$ $\frac{1}{D(2-D)} = 1.84$ $\underbrace{\frac{\mathcal{L}}{D(2-D)}}_{=0.72}$ $\frac{-}{D(2-D)} = 1.84$ [21] 0.61 $\frac{1-D}{D(2-D)} = 0.72$ $\frac{(1-D)^2}{D(2-D)} = 0.28$ $\frac{1-D}{2-D} = 0.28$ $\frac{1-D}{2-D} = 0.28$ 1 - D1 $\frac{D}{D(2-D)} = 0.72$ $\frac{1}{D} = 1.64$ $\frac{1}{2-D} = 0.72$ $\frac{-}{D(2-D)} = 1.84$ [22] 0.61 [9] 1 - D = 0.4 $(1 - D)^2 = 0.16$ 1 - D = 0.41 2 - D = 1.4D = 0.6D(1 - D) = 0.24D(1 - D) = 0.240.6

Table A1. Comparison of the voltage/current stresses.

	Inductors Loss	Switches Conduction Loss	Switching Loss of Switches	Diodes Loss	Duty Cycle
proposed converters	$P_o rac{r_L}{R} rac{2D^2 - 6D + 5}{(1 - D)^4}, 40 P_o rac{r_L}{R}$	$P_o rac{r_S}{R} rac{(-D^2 + D + 1)^2}{D(1 - D)^4}, 50 P_o rac{r_S}{R}$	$\frac{f_s P_o t_{off} (1 + D - D^2)}{2(1 - D)^2 (2 - D)}, 6.67 f_s P_o t_{off}$	$\frac{V_{DF}I_o(2D^2-5D+4)}{(1-D)^2}, 8V_{DF}I_o$	0.5
[10]	$P_o rac{r_L}{R} rac{D^4 - 2D^3 + 3D^2 - 2D + 1}{(1 - D)^4}$, 77 $P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}$, 50.12 $P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}(1+D)}{1-D}, 5.66 f_s P_o t_{off}$	$rac{V_{DF}I_o}{1-D}$, 3.93 $V_{DF}I_o$	0.7
[11]	$P_o \frac{r_L}{R} \frac{2D^4 - 6D^3 + 8D^2 - 4D + 1}{(1-D)^4}, 66.93 P_o \frac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}}{1-D}, 3.33 f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 3.33V_{DF}I_o$	0.7
[12]	$P_o \frac{r_L}{R} \frac{3D^4 - 5D^3 + 7D^2 - 4D + 1}{(1 - D)^4}, 78.43 P_o \frac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{5D^3 - 4D^2 + D}{(1-D)^4}$, 56.17 $P_o \frac{r_S}{R}$	$rac{f_s P_o t_{off} D}{(1-D)^2}$, 7.77 $f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 3.33V_{DF}I_o$	0.7
[13]	$P_{o}\frac{r_{L}}{R}\frac{2D^{4}-6D^{3}+8D^{2}-4D+1}{(1-D)^{4}},66.93P_{o}\frac{r_{L}}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}}{1-D}, 3.33 f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 3.33V_{DF}I_o$	0.7
[14]	$P_o rac{r_L}{R} rac{2D^2 - 2D + 1}{(1 - D)^4}$, 71.6 $P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}}{1-D}, 3.33 f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 3.33V_{DF}I_o$	0.7
[15]	$P_o rac{r_L}{R} rac{2D^2 - 2D + 1}{(1 - D)^4}$, 71.6 $P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}}{1-D}, 3.33 f_s P_o t_{off}$	$rac{V_{DF}I_o}{1-D}$, 3.33 $V_{DF}I_o$	0.7
[16]	$P_o \frac{r_L}{R} \frac{5D^2 - 6D + 2}{(1 - D)^4} = 30.86 P_o \frac{r_L}{R}$	$P_o rac{r_S}{R} rac{5D^3 - 6D^2 + 2D}{(1-D)^4}$, 21.6 $P_o rac{r_S}{R}$	$\frac{f_s P_o t_{off} (3D-1)}{D(1-D)}, 5.23 f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 3.33V_{DF}I_o$	0.7
[17]	$P_o rac{r_L}{R} rac{3D^2 - 4D + 2}{(1 - D)^4}$, 18.7 $P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 6D^2 + 5D}{(1-D)^4}$, 106.1 $P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}(1+D)}{1-D}, 5.1 f_s P_o t_{off}$	$\frac{V_{DF}I_o(1+D)}{1-D}, 5.1V_{DF}I_o$	0.67
[18]	$P_{o}\frac{r_{L}}{R}\frac{2D^{4}-6D^{3}+8D^{2}-4D+1}{(1-D)^{4}},42.97P_{o}\frac{r_{L}}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}$, $31.51 P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}(1+D)}{1-D}, 5.1 f_s P_o t_{off}$	$rac{V_{DF}I_o}{1-D}$, $3V_{DF}I_o$	0.67
[19]	$P_o rac{r_L}{R} rac{D^2 - 2D + 2}{(1 - D)^4}$, 93.5 $P_o rac{r_L}{R}$	$P_o rac{r_S}{R} rac{D^3 - 2D^2 + 2D}{(1-D)^4}$, 62.64 $P_o rac{r_S}{R}$	$\frac{f_s P_o t_{off}(1+D)}{1-D}, 5.1 f_s P_o t_{off}$	$\frac{V_{DF}I_o(2-D)}{1-D},4V_{DF}I_o$	0.67
[20]	$P_o rac{r_L}{R} rac{2D^2 - 2D + 1}{(1-D)^4}$, 131.35 $P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{2D^3 - 2D^2 + 2D}{(1-D)^4}$, $31.51P_o \frac{r_S}{R}$	$\frac{f_s P_o t_{off}(1+D)}{1-D}, 5.1 f_s P_o t_{off}$	$rac{V_{DF}I_o}{1-D}$, $3V_{DF}I_o$	0.67
[21]	$P_o rac{r_L}{R} rac{2D^2 - 2D + 1}{(1 - D)^4}$, 14.91 $P_o rac{r_L}{R}$	$P_o rac{r_S}{R} rac{D^3 - 2D^2 + D}{(1 - D)^4}$, 19.75 $P_o rac{r_S}{R}$	$rac{f_s P_o t_{off}}{(1-D)(2-D)}, 1.62 f_s P_o t_{off}$	$\frac{V_{DF}I_{o}(1+D)}{1-D}, 3.65V_{DF}I_{o}$	0.57
[22]	$P_o rac{r_L}{R} rac{D^4 - 4D^3 + 8D^2 - 4D + 1}{(1 - D)^4}$, $20P_o rac{r_L}{R}$	$P_o \frac{r_S}{R} \frac{D^3 - 2D^2 + 2D}{(1-D)^4}$, 19.75 $P_o \frac{r_S}{R}$	$rac{f_s P_o t_{off}}{(1-D)(2-D)}, 1.62 f_s P_o t_{off}$	$\frac{V_{DF}I_o}{1-D}, 2.32V_{DF}I_o$	0.57
[9]	$P_o rac{r_L}{R} rac{D^2 - 2D + 2}{(1 - D)^4}$, 31.84 $P_o rac{r_L}{R}$	$P_o rac{r_S}{R} rac{D^3 - 2D^2 + D}{(1 - D)^4}$, 2.9 $P_o rac{r_S}{R}$	$\frac{f_s P_o t_{off}}{(3D - D^2)(1 - D)}, 3.1 f_s P_o t_{off}$	$rac{V_{DF}I_o}{1-D}$, 2.37 $V_{DF}I_o$	0.56

 Table A2. Comparison of the power loss.

References

- Li, W.; Lv, X.; Deng, Y.; Liu, J.; He, X. A Review of Non-Isolated High Step-Up DC/DC Converters in Renewable Energy Applications. In Proceedings of the 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, Washington, DC, USA, 21 March 2009; pp. 364–369.
- Marjani, J.; Imani, A.; Hekmati, A.; Afjei, E. A new dual output DC-DC converter based on SEPIC and Cuk converters. In Proceedings of the 2016 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), Capri, Italy, 1 August 2016; pp. 946–950.
- 3. Gopi, R.R.; Sreejith, S. Converter topologies in photovoltaic applications—A review. *Renew. Sustain. Energy Rev.* 2018, 94, 1–14. [CrossRef]
- 4. Amir, A.; Amir, A.; Che, H.S.; Elkhateb, A.; Abd Rahim, N. Comparative analysis of high voltage gain DC-DC converter topologies for photovoltaic systems. *Renew. Energy* **2019**, *136*, 1147–1163. [CrossRef]
- 5. Tewari, N.; Sreedevi, V. A novel single switch DC-DC converter with high voltage gain capability for solar PV based power generation systems. *Sol. Energy* **2018**, *171*, 466–477. [CrossRef]
- 6. Revathi, B.S.; Prabhakar, M. Non isolated high gain DC-DC converter topologies for PV applications—A comprehensive review. *Renew. Sustain. Energy Rev.* 2016, *66*, 920–933. [CrossRef]
- 7. Taghvaee, M.; Radzi, M.; Moosavain, S.; Hizam, H.; Marhaban, M.H. A current and future study on non-isolated DC–DC converters for photovoltaic applications. *Renew. Sustain. Energy Rev.* **2013**, *17*, 216–227. [CrossRef]
- 8. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A.; Blaabjerg, F.; Lehman, B. Step-Up DC–DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications. *IEEE Trans. Power Electron.* **2017**, *32*, 9143–9178. [CrossRef]
- Golizedeh, H.; Hashemi, M.R.; Rafiee, Z.; Hamzeh, M.; Afjei, E. A Quadratic Boost Converter with Continuous Input Current and Suitable for Photo Voltaic Solar Panels. In Proceedings of the 2020 28th Iranian Conference on Electrical Engineering (ICEE), Tabriz, Iran, 26 November 2020; pp. 1–5.
- Gholizadeh, H.; Salehi, M.; Rafiee, Z.; Afjei, E.; Hamzeh, M. A Transformer less Quadratic Buck-Boost Converter with Wide Range of Output Voltage and Low Switch Stresses. In Proceedings of the 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), Tehran, Iran, 4–6 February 2020; pp. 1–6.
- 11. Miao, S.; Wang, F.; Ma, X. A New Transformerless Buck-Boost Converter With Positive Output Voltage. *IEEE Trans. Ind. Electron.* **2016**, *63*, 2965–2975. [CrossRef]
- 12. Sarikhani, A.; Allahverdinejad, B.; Hamzeh, M.; Afjei, E. A continuous input and output current quadratic buck-boost converter with positive output voltage for photovoltaic applications. *Sol. Energy* **2019**, *188*, 19–27. [CrossRef]
- Gholizadeh, H.; Sarikhani, A.; Hamzeh, M. A Transformerless Quadratic Buck-Boost Converter Suitable for Renewable Applications. In Proceedings of the 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC), Shiraz, Iran, 25 April 2019; pp. 470-474.
- Babazadeh, Y.; Babaei, E.; Sabahi, M. A New Non-Isolated Buck-Boost Converter with High Voltage Gain and Positive Output Voltage for Renewable Energy Applications. In Proceedings of the 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC), Shiraz, Iran, 25 April 2019; pp. 201–206.
- 15. Rosas-Caro, J.C.; Valdez-Resendiz, J.E.; Mayo-Maldonado, J.C.; Alejo-Reyes. A.; Valderrabano-Gonzalez. A. Quadratic buck-boost converter with positive output voltage and minimum ripple point design, *IET Power Electron.* **2018**, *11*, 1306–1313. [CrossRef]
- Rosas-Caro, J.C.; Sanchez, V.M.; Valdez-Resendiz, J.E.; Mayo-Maldonado, J.C.; Beltran-Carbajal, F.; Valderrabano-Gonzalez, A. Quadratic buck-boost converter with positive output-voltage and continuous input-current. In Proceedings of the 2018 International Conference on Electronics, Communications and Computers (CONIELECOMP), Cholula, Mexico, 21–23 February 2018; pp. 152–158.
- 17. Totonchi, N.; Gholizadeh, H.; Afjei, E.; Hamzeh, M. A Novel Transformer less High Gain DC-DC Converter with Continuous Input Current and Suitable for Photo Voltaic Panels. In Proceedings of the 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), Tehran, Iran, 4–6 February 2020; pp. 1–6.
- Gholizadeh, H.; Aboufazeli, S.; Rafiee, Z.; Afjei, E.; Hamzeh, M. A Non-Isolated High Gain DC-DC Converters with Positive Output Voltage and Reduced Current Stresses. In Proceedings of the 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), Tehran, Iran, 4–6 February 2020; pp. 1–6.
- 19. Garcia-Vite, P.M.; Soriano-Rangel, C.A.; Rosas-Caro, J.C.; Mancilla-David, F. A DC-DC converter with quadratic gain and input current ripple cancelation at a selectable duty cycle. *Renew. Energy* 2017, 101, 431–436. [CrossRef]
- Garcia-Vite, P.M.; Valdez-Resendiz, J.E.; Mayo-Maldonado, J.C.; Rosas-Caro, J.C.; Rosario Rivera-Espinosa, M.; Valderrabano-Gonzalez, A. Quadratic gain converter with output voltage ripple mitigation. In Proceedings of the 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA, 1–5 October 2017; pp. 2253–2259.
- 21. Ding, S.; Wang, F. A New Negative Output Buck–Boost Converter with Wide Conversion Ratio. *IEEE Trans. Ind. Electron.* 2017, 64, 9322–9333. [CrossRef]
- 22. Gholizadeh, H.; Babazadeh-Dizaji, R.; Hamzeh, M. High-Gain Buck-Boost Converter Suitable for Renewable Applications. In Proceedings of the 2019 27th Iranian Conference on Electrical Engineering (ICEE), Yazd, Iran, 30 April–2 May 2019; pp. 777–781.